The bus skew constraint is set on too many signals (> 2500 paths for UltraScale/UltraScale+ or 1000 paths for 7 series). See the constraint position <position>
in the timing constraint window in the
Vivado IDE. The first endpoint covered by the
constraint is <object>
.