Variable Part Selects Verilog Coding Example - Variable Part Selects Verilog Coding Example - 2022.2 English - UG901

reg [3:0] data;

reg [3:0] select; // a value from 0 to 7

wire [7:0] byte = data[select +: 8];