For libraries with mixed VHDL and Verilog, libraries are handled as follows:
• VHDL and Verilog libraries are logically unified.
• The default work directory for compilation is available to both VHDL and Verilog.
• Mixed language projects accept a search order for searching unified logical libraries in design units (cells). Vivado synthesis follows this search order during elaboration to select and bind a VHDL entity or a Verilog module to the mixed language project.