VHDL Example: - VHDL Example: - 2022.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID: UG901
Release Date: 2022-11-16
Version: 2022.2 English

attribute rw_addr_collision : string;

attribute rw_addr_collision of my_ram : signal is "yes";