KEEP Example (VHDL) - KEEP Example (VHDL) - 2022.2 English - UG901

signal sig1 : std_logic;

attribute keep : string;

attribute keep of sig1 : signal is "true";

....

....

sig1 <= in1 and in2;

out1 <= sig1 and in3;