EXTRACT_ENABLE Example (Verilog) - EXTRACT_ENABLE Example (Verilog) - 2022.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-11-16
Version
2022.2 English
(* extract_enable = "yes" *) reg my_reg;