Describing a Clock Enable in the wait Statement Example (VHDL) - Describing a Clock Enable in the wait Statement Example (VHDL) - 2022.2 English - UG901

You can describe a clock enable ( clken ) in the wait statement together with the clock.

process begin

wait until rising_edge(clk) and clken = '1';

q <= d;

end process;