Describing a Clock Enable After the Wait Statement Example (VHDL) - Describing a Clock Enable After the Wait Statement Example (VHDL) - 2022.2 English - UG901

You can describe the clock enable separately, as follows:

process begin

wait until rising_edge(clk);

if clken = '1' then

q <= d;

end if;

end process;