Behavioral Verilog Module Instantiation Example - Behavioral Verilog Module Instantiation Example - 2022.2 English - UG901

module top (A, B, C, O); input  A, B, C; output O;

wire  tmp;

example inst_example (.A(A), .B(B), .O(tmp));

assign O = tmp | C;

endmodule