Arrays of Reg and Wire - Arrays of Reg and Wire - 2022.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-11-16
Version
2022.2 English
Verilog allows arrays of
reg
and
wire
.