ASYNC_REG VHDL Examples - ASYNC_REG VHDL Examples - 2022.2 English - UG901

attribute ASYNC_REG : string;

attribute ASYNC_REG of sync_regs : signal is "TRUE";

attribute ASYNC_REG : boolean;

attribute ASYNC_REG of sync_regs : signal is TRUE;