Selecting the HDL Netlist compilation target from the Vitis Model Composer Hub block instructs Model Composer to generate HDL along with other related files that implement the design. In addition, Vitis Model Composer produces auxiliary files that simplify downstream processing such as simulating the design using an Vivado simulator, and performing logic synthesis using Vivado synthesis. See Compilation Types for HDL Library designs for more details.