The Versal architecture does not contain hardened FIFOs. Use one of the following methods when working with FIFOs in Versal devices:
- RTL
- Use XPM_FIFOs. The Vivado IDE Language Templates provide XPM_FIFO instantiations.
- IP integrator
- Instantiate the appropriate Xilinx FIFO IP.