TIMING-46: Multicycle Path with Tied CE Pins - 2022.1 English - UG906

One or more multicycle paths are defined between registers <cell_name1> and <cell_name2> with a direct connection and the CE pins connected to VCC (see constraint position <position> in the Timing Constraint window in the Vivado IDE). This might result in an inaccurate path requirement.