A max skew violation exists between the CLK
and CLKDIV
pins
on the OSERDESE3
instance <NETLIST_ELEMENT>
, and
the clock networks are crossing SLRs to reach the clock pins. It is not recommended to
drive the OSERDESE3
CLK
and CLKDIV
from clock sources placed in another
SLR. Check your design.