VHDL Example - 2022.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

attribute dsp_folding_fastclock : string;

 

attribute dsp_folding_fastclock of clk_fast : signal is "yes";