DIRECT_ENABLE Verilog Example - DIRECT_ENABLE Verilog Example - 2022.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document_ID
UG901
Release_Date
2022-06-06
Version
2022.1 English
(* direct_enable = "yes" *) input ena3;