Connecting Ports with Different Widths - 2021.2 English

Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator

Document ID
UG994
Release Date
2021-10-27
Version
2021.2 English

It is permitted to connect ports or pins with different widths in IP integrator.

As seen in the following figure, the bram_addr_a pin of the AXI BRAM controller that is 14-bits wide is connected to the addra pin of the Block Memory Generator that is 32-bits wide. The port width mismatch is not flagged during design validation; however, a warning is issued during the generation of the block design output products, as follows:

[BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
Figure 1. Connecting Pins of Differing Widths

The warning indicates that the tool has detected a port width mismatch while connecting the ports or pins, and that only the lower-order bits (the first 14 bits) will be connected.

You will need to evaluate the warning and take appropriate action as needed. Typically, it is okay to ignore this warning message.