No Input/Output Delays and Partial Input/Output Delays - 2021.2 English

UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs

Document ID
UG949
Release Date
2021-11-19
Version
2021.2 English
All I/O ports must be properly constrained.