Lab 4: System Verilog Feature - 2021.2 English

Vivado Design Suite Tutorial: Logic Simulation

Document ID
Release Date
2021.2 English

Vivado® simulator now supports synthesizable as well as test bench/verification feature of System Verilog IEEE 1800-2012. In this chapter, you will go through a System Verilog example to learn about different debugging capabilities added in the Vivado simulator. You will use an IP example design provided with Vivado.