In System Verilog, you have the following two types of assertion: Immediate assertion Concurrent Assertion