This chapter provides the hardware and software architecture of the XVDPU accelerator integrated into a platform.