In this lab, you will learn two methods of creating constraints for a design. You will use the Kintex®-7 CPU Netlist example design that is included in the Vivado® IDE.
In this lab, you will learn two methods of creating constraints for a design. You will use the Kintex®-7 CPU Netlist example design that is included in the Vivado® IDE.