The following diagrams show block designs for encoder/decoder separation, multi-stream (2-stream) Xilinx low-latency mode, and single-stream Xilinx low-latency mode.
Figure 1. Multi-Stream (2-Stream) Xilinx Low Latency
Figure 2. Single-Stream Xilinx Low Latency
