The synthesizable example design requires both Vivado and Xilinx ® Vitis ™ tools. To run the example design, perform the following:
1. Run synthesis, implementation and bitstream generation in Vivado.
2. After completing step 1, select File > Export > Export Hardware . In the window, select Include bitstream , select an export directory and click OK to Create XSA.
|
X-Ref Target - Figure 5-1 
|
The remaining work is performed in Xilinx Vitis tool. The example design files can be found in the following Vitis directory:
(<install_directory>/<release>/data/embeddedsw/XilinxProcessorIPLib/drivers/
v_frmbuf_rd_v4_5/examples/
(<install_directory>/<release>/data/embeddedsw/XilinxProcessorIPLib/drivers/
v_frmbuf_wr_v4_5/examples/