• AXI4 Compliant
• Streaming Video Format support for: RGB, RGBA, YUV 4:4:4, YUVA 4:4:4, YUV 4:2:2, YUV 4:2:0
• Memory Video Format support for: RGBX8, BGRX8, YUVX8, YUYV8, UYVY8, RGBA8, BGRA8, YUVA8, RGBX10, YUVX10, Y_UV8, Y_UV8_420, RGB8, BGR8, YUV8, Y_UV10, Y_UV10_420, Y8, Y10,Y_U_V8, Y_U_V10
• Provides programmable memory video format
• Supports progressive and interlaced video
• Supports 8, 10, 12 and 16-bits per color component on stream interface and memory interface
• Supports spatial resolutions from 64 x 64 up to 15360 x 8640
• Supports 8K60 in all supported device families (1)
1. Performance on low power devices can be lower.
|
LogiCORE™ IP Facts Table |
|
|---|---|
|
Core Specifics |
|
|
Supported Device Family (1) |
Versal ® ACAP UltraScale+™ Families UltraScale™ Families Zynq ® -7000 SoC 7 Series |
|
Supported User Interfaces |
AXI4-Master, AXI4-Lite, AXI4-Stream (2) |
|
Resources |
Read: |
|
Provided with Core |
|
|
Design Files |
Not Provided |
|
Example Design |
Yes |
|
Test Bench |
Not Provided |
|
Constraints File |
Xilinx Design Constraints (XDC) |
|
Simulation Model |
Encrypted RTL |
|
Supported
|
Standalone
|
|
Tested Design Flows (4) |
|
|
Design Entry |
Vivado ® Design Suite |
|
Simulation |
For supported simulators, see the
|
|
Synthesis |
Vivado Synthesis |
|
Support |
|
|
Release Notes and Known Issues |
Master Answer Record Read: 68764 Write: 68765 |
|
All Vivado IP Change Logs |
Master Vivado IP Change Logs: 72775 |
|
Notes: 1. For a complete list of supported devices, see the Vivado IP catalog. 2. Video protocol as defined in the Video IP: AXI Feature Adoption section of Vivado Design Suite: AXI Reference Guide (UG1037) [Ref 1] . 3. Linux OS and driver support information is available from the Linux Video Frame Buffer Read Driver Page and Linux Video Frame Buffer Write Driver Page .
4.
For the supported versions of the tools, see the
|
|