Table: Common Interface Signals summarizes the signals which are either shared by, or not part of the dedicated AXI4-Stream, memory mapped AXI4 data, or AXI4-Lite control interfaces.
The ap_clk and ap_rst_n signals are shared between the core, the AXI4-Stream, memory mapped AXI4 data interface, and the AXI4-Lite control interface.