The Video Frame Buffer Read and Video Frame Buffer Write IPs have a single clock domain. All interfaces (master and slave AXI4-Stream video interfaces, the AXI4-Lite interface, and the memory mapped AXI4 interfaces) use the ap_clk pin as their clock source.