The following shows an example of 3 n bytes of received data interrupted
by a pause. Data is presented on the m_axi_rx_tdata
bus. When the first n bytes are placed on the bus, the m_axi_rx_tvalid output is asserted to indicate that data is ready for the
user application.
Figure 1. Data Reception with Pause
After the pause, the core asserts m_axi_rx_tvalid and continues to assemble the remaining data on the
m_axi_rx_tdata bus. At the end of the frame, the
core asserts m_axi_rx_tlast. The core also computes
the value of the m_axi_rx_tkeep bus and presents it to
the user application based on the total number of valid bytes in the final word of the
frame.