The MRMAC IP subsystem registers are accessible in a ZIP file on the Xilinx webpage. All registers are accessible through the AXI4-Lite interface.
When 1588 is enabled, an additional AXI4-Lite interface port appears on the MRMAC Wrapper, through which you can configure the Master timer. For more information contact Xilinx Support.