The Versal Adaptive SoC Integrated Block for PCIe®
core clock topology is similar to the AMD
UltraScale+ Device Integrated Block for PCIe. You find the phy_clk module in
pcie_phy after you generate the PHY IP through the
example design or through block automation.