ECC Decoder - 1.0 English

Versal ACAP Soft ECC Proxy v1.0 LogiCORE IP Product Guide (PG337)

Document ID
PG337
Release Date
2020-07-14
Version
1.0 English

The ECC Decoder generates error correction syndrome bits for the input data and check bits. The hamming/HSIAO algorithm is used to generate syndrome bits inside ECC Decoder. These syndrome bits are used to correct any single-bit errors, or to detect (but not correct) any double-bit errors in the input data. The single-bit error corrected data, along with the ecc_sbit_err status or the uncorrected data with ecc_dbit_err status, are provided as an output of the ECC Decoder function. For details on Hamming/HSIAO algorithm, see ECC LogiCORE IP Product Guide (PG092).

The following is the block diagram of the ECC Decoder:
Figure 1. ECC Decoder
Figure 2. ECC Decoder Waveform

If no errors are detected, the input data is forwarded at the output, and both ecc_sbit_err and ecc_dbit_err status outputs are kept de-asserted.

The OR operation of the error signals(ecc_sbit/dbit_err) is connected to Soft ECC Proxy output ecc_interrupt.