Step 1
Step 2 Individual design processes can be performed in parallel during step 2.
V* = New and required for Versal designs
Step 3